Asynchronous FIFO Interview question

 

This is logical question. You have 2 block , block A and block B , talking to each other having synchronous fifo.  Both are in same clock domain. 

Now due to timing violation, designer is asked to insert pipeline and designer inserted 4 pipeline state. 

The question here is , what would be the minimum depth of FIFO so that we should not loss any data.