This page is a collection of Internship/freshers jobs in semiconductor/embedded industry , source would be linkedin/online job portal.
Update : Widening the Job field and you may see mix of embedded/software jobs also, remember, this is just to provide the information.
Some of the useful links here.
Are you looking for JOB change ?
Table of Contents <- Must visit
Updating after a long time.
#Qualcomm is hiring RTL Design Engineers at Staff level.
Exp : 8+ years
Location : Bangalore
JD:
-Experience in Logic design /micro-architecture / RTL coding is a must.
-Must have hands on experience with SoC design and integration for complex SoCs.
-Experience in Verilog/System-Verilog is a must.
knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset/debug architecture and peripherals like USB, PCIE and SDCC.
-Understanding of Memory controller designs and microprocessors is an added advantage
-Work closely with the SoC verification and validation teams for pre/post Silicon debug
-Hands on experience in Low power SoC design is required
-Hands on experience in Multi Clock designs, Asynchronous interface is a must.
-Experience in using the tools in ASIC development such as Lint, CDC, Design compiler and Primetime is required.
-Understanding of constraint development and timing closure is a plus.
-Experience in Synthesis / Understanding of timing concepts is a plus.
-Experience creating padring and working with the chip level floorplan team is an added advantage.
-Excellent oral and written communications skills
Proactive, creative, curious, motivated to learn and contribute with good collaboration skills.
Sreejith A | Shailesh Pathak | Ravi Kamojjhala
Interested folks please share the resumes to keerkart@qti.qualcomm.com or kindly apply via below link
https://lnkd.in/g4TuJfTS
21 Aug 2021
Cyient Inc. is Hiring !!
Exciting opportunities for Design Verification Leads (8+yrs) - USA.
Suitable and Interested candidates – Please send your CV/Quires directly to me - srinivas.dodla@cyient.com
20 Aug 2021
JOB OPENINGS
Symmid Corporation team is currently expanding and looking candidates with 4+ years of experience in pre-silicon to fill the positions below:
Senior/Staff Verification Engineer
Senior Place and Route Engineer
Senior DFT Engineer
Senior RTL Design Engineer
Senior Physical Verification Engineer
Senior FPGA Validation Engineer
Senior RTL Design Engineer
Digital Front-End Lead
Digital Back-End Lead
Senior/Staff Analog Circuit Design Engineer
Senior/Staff Layout Engineer
Location: Klang Valley, Penang & Remote (any country)
Mode of work: Work from home
Interested applicants, please send your resume to recruit@symmid.com
6 May 2021
Hi Everyone,
#mirafratechnologies is looking for #postsiliconvalidationengineers for both funtional validation and characterization roles with 2-10 yrs of experience for banaglaore location...
Pls share resumes to jyotivimal@mirafra.com...
Feel free to share referals...
#psv #validationengineer #postsiliconvalidationjobs #psvopenings #mirafrajobs #mirafravlsijobs #characterization #funtionalvalidation #socvalidation
1 MAY 2021
Send resume at rashi@tecquire.in
#asic #asic_verification_engineers #asicdesign #asicdesignverification #asicverification #uvm # #vlsi #protocols #vlsidesign #hiring #semiconductors #engineer #bangalore #vlsiworld #vlsiproject #designverification #jobseekers #vlsibangalore #vlsijobs #vlsiexperienced #vlsirecruitment #vlsiindia #vlsiemployees #vlsiprofessionals #semiconductorindustry #semiconductor #engineers #jobs
30APR 2021
Dear Connections,
We have opening for our team and looking for immediate joiners.
Basic knowledge on VLSI flow, knowledge on any programming language (Python/C/C++/Perl/Tcl/Shell etc). Basics of Unix commands, Good communication skills.
Jobs location is Bangalore.
Preferred candidates: Freshers with good academics or interns or trained freshers.
Interested candidate can share profile on gaujai@qti.qualcomm.com
#vlsi #vlsijobs #physicaldesign #redhawk #ansys #voltus #cadence #jobchange #signoff #esd #bangalorejobs #bangalorejob #scripting #tcl #perl #python #icc #tempus #powerdistribution #bangalore #engineer #job #automation #hiring #freshersjob #freshers #physicaldesign #trainedfresher #vlsidesign #vlsitraining #intern2021 #intern2020 #electronicsengineering #semiconductor #semiconductorindustry #connections #immediatejoiners #innovus #icc #calibre #python #hiringfreshers #hiringengineers #vlsiflow #communications #skilled #linux #unix #hyderabadjobs #noidajobs #hyderabadjob #noidajob #punejobs #cdac #mumbaijobs #indorejobs
25APR 2021
Greetings from Juntran
We have immediate opening for below positions
1) Design and Verification
2) DFT Engineer, 4+yrs exp with ATPG
3) RTL Design Engineers, 3-7yrs with Lint, CDC
4) Analog Layout Engineer, 4+
If anyone interested, Please share profile to jyothis@juntrantech.com
24APR 2021
1. Physical Design ( 2.10+ year exp)
2. Design Verification ( 2.10+ year exp)
3. Design For Test ( 2.10+ year exp)
4. RTL Design ( 2.10+ year exp)
Interested ones can share profile to c_p.raju@mobiveil.co.in
#semiconductor #semiconductorindustry
23APR2021
#NVIDIAhiring 1-5 years experienced #ASICDesignVerification engineers. If you are seeking the next big opportunity to do the best work of your life, apply now!
Please send in your resumes to psrivatsa@nvidia.com with a subject line: #NVIDIAhiring-DV<yourname>#hiring #recruitment #engineering #nvidia #asic #asicverification #ntech2020-asic-design #verification
22APR 2021
Position Name - Automation Tester
Location - Mysore, Karnataka or Remote(After covid as well)
Position type - Full Time
Total no. of Positions - 5
Mandatory Skills -
Must have – functional testing experience from writing to executing the test cases.
Must have - UI automation and understanding of the framework.
Must have - REST API testing experience.
Must have problem solving skills and open to code using any programming language, preferably Java.
Good to have – REST API automation experience.
Working experience on DB would be great.
Looking for technically very strong folks.
If interested contact me ASAP - Sgangwal@qwinix.io/9340374466
#spreadtheword : Feel free to forward my info to your friends who might be interested. What goes around comes around - Help Everyone>>Tomorrow someone will help you for sure.......! :)
#automation #testing #java
Tech Mahindra Hiring for QA Tester
Location: Bangalore/ Pune/ Hyderabad/ Chennai
Salary: 3 LPA
Required Qualification / Desired Skill :
A Bachelor’s degree in Computer Science, Engineering, or related field.
A good knowledge of test management software, programming languages, and QA methodologies.
Good knowledge of QA testing.
Good team working and critical thinking skills.
Apply ASAP: https://lnkd.in/eRvB8tY
Grab the opportunity!!! Hiring #Freshers & #Experienced #PHP_Developers on urgent basis
|Experience: 0- 2 years| |Vacancies: 5|
Skills: #Core_PHP, MySQL, JavaScript, jQuery, #Codeigniter
#Freshers with #6_months_industrial_training can apply.
Salary: Best in industry
Job location: #Chandigarh
#Working_days: 5 (Saturday & Sunday fixed off)
#On_time_salary
Join us and #get_the_opportunity_to_work_with our clients like #Accenture #Paypal #Amazon #Uber #Microsoft and many more.
#Day_shift 9:00 AM- 6:00 PM #no_late_sittings)
To apply #share_resume at hr@think360studio.com or call at 0172 4603543 for more info.
#like #share #comment #spread #refer #help_to_hire
Regards
HR Dept.
Think 360 Solutions Pvt. Ltd.
www.think360studio.com
21APR 2021
Openings in Marvell semiconductors ..
Please send your resume to 007.shashi@gmail.com for below job openings.
20APR2021
Hi Engineers,
We are aggressively hiring for below skills for multiple locations.
1. Verification - 3+Years
2.Physical Design -6+Years
3.DFT - 3+Years
4.RTL Design - 3+ Years
5. Analog Circuit Design -3+Years
6. FPGA -3+Years
Location: Bangalore/Chennai/ Kochi/ Ahmedabad/ Vizag and Hyderabad
Interested can share your profiles to SS00727997@techmahindra.com
Kindly share this post in your circle.
Urgent Requirement for #PD Engineers
Skills
- PD Trained freshers - Noida location
- Graduated Freshers 60%+ in Btech and M.tech
- Good knowledge of scripting.
Please share your profiles to
Shubhanshi@incise.in
Hot openings in Intel. Feel free to ask for referral if not already referred by someone from Intel. We have following Hot positions open:
JR0147052 SoC Design Lead
JR0145711 SoC Physical Design Lead
JR0163799 SoC Full Chip Timing Lead
#iamintel
Signoff Semiconductor
We are accepting the applications !
Important note : Limited applications are accepted, please manage your time well. Application will be rejected if applied for multiple job openings
Below are the links to apply
RTL/DV/DFT - https://lnkd.in/ga-aXeq
Physical Design - https://lnkd.in/gFadCGV
Analog Layout - https://lnkd.in/gbQBJz5
Technical Sales - https://lnkd.in/geXdw4J
Arctic Invent is hiring for Operation Intern. If you know anyone who has lost their job due to COVID and has experience in operation function kindly share their profile at tamanna@arcticinvent.com
The Candidate should be able to:
- Write emails
- Understanding complex communication
- Have good excel and data management skills
- People skills
- Good judgement
- Pleasant personality
- Able to work 5-7 hours daily.
Our intention is to help the candidate who can add value irrespective of their age/experience/degree.
This internship role is not technical in nature.
Job type: Contractual (could be extended as needed)
Location: Noida
AMD is hiring!!
Design Verification Lead- https://lnkd.in/gtqZfSK
RTL Design lead- https://lnkd.in/giff2xJ
Physical Verification Manager- https://lnkd.in/gdY8yY4
Feint Synthesis Lead- https://lnkd.in/gnnDz32
DFT Lead- https://lnkd.in/gvUY8hs
Pease send your resume to Shobana.kannan@amd.com
#AMD #hiring #DV #RTLDesign #PhyVerification #Feint #Synthesis #DFT
It's Time for #Hiring #Internship Engineer #ONLY PD
Looking for a **ONLY PD trained/Passout Intern freshers** in #VLSI domain who has completed their #Internship in #2019 #2020 #2021
Please share resume at rakesh.diwakar@acldigital.com
#VLSI #Physical design #intern2021 #PD #Freshers
eInfochips (An Arrow Company) Hiring recruiters with 3-8 years of experience for Ahmedabad / Pune / Bangalore/ Noida Location. Must have experience in hiring resources for Embedded OR Semiconductor / ASIC skills - Physical Design, Design Verification, DFT, etc. Early joiners are preferred. Please share your resume with nishad.gaibee@einfochips.com
Hiring for #chennai location
Minimum 2 yrs exp , strong in #C programming, exp in any OS(#RTOS or any)
preferred domain expertise in Linux #kernel or #Devicedriver development .
Share your valuable resume at eva.nayak@moschip.com
Looking for Analog Layout Engineer with following skills sets.
Requirements
· Typically requires more than 5 to 7 years of experience in analog/mixed-signal layout design of deep sub-micron CMOS/FinFET circuits.
· Solid understanding of FinFET layouts with process nodes ranging from 7nm,10nm,14nm is must.
· Understanding the layout concepts of FinFET of double pattering and other aspects of FinFET technology.
· Expertise in layout techniques for managing cross talk, high speed signals, minimizing parasitic, IR drop, EM, RC delays and high-power routing.
· Understanding the layout requirement for ESD(HBM/clamps), EOS and latch up technique is must.
· Understanding of Analog Layout techniques for LOD/STI, WPE, PSE, OSE concept is must.
· Should be involved in finalizing the bump out/floorplan in discussing with package engineer and cross function teams.
· Should be involved in multiple TO’s.
· Expertise in Cadence XL/VXL and Mentor Graphic Calibre DRC/LVS/Antenna Star-RCXT is must.
· Scripting skills for layout automation is a plus.
Please inbox your resume to indiajobs@rambus.com
18APR 2021
Walmart is hiring professionals-
Education - 𝗠𝗕𝗔 – 𝗛𝗥 – 𝟮𝟬𝟭𝟵 𝗽𝗮𝘀𝘀 𝗼𝘂𝘁 𝗼𝗻𝘄𝗮𝗿𝗱𝘀
Role - Talent Acquisition coordinator
Mandatory Skills & Experiences - 0-2 years
Desired Skillset -
-Worked prior in HR or TA Coordination role.
-Someone wanting to switch from a different industry to HR with related experience is also good to go
Kindly directly send your resume to - anirudh.vijayakumar@walmart.com
https://www.linkedin.com/jobs/search/?currentJobId=2485118241&pivotType=jymbii
Job location: Bangalore
Experience: 3 to 5yrs
Excellent Communication Skills, Good Candidate Management, Stake Holder Management and understanding of IT Technologies.
Hands on experience in sourcing
Excellent Understanding of job Portals, LinkedIn and social networking sites
Prior experience in handling Digital skills (Java FS, UI, React.JS, Java Spring, Pega)
Head Hunting Passive Candidates
Ability to meet SLA and hire in-time
Plan and Execute Weekday and Weekend Drives
Ability to understand Requirements and map candidates
Selling Value Propositions to Candidates
Interview Panel Coordination
Quick learner- the willingness to proactively learn and implement the same in your role
Seniority Level
Mid-Senior level
Industry
Information Technology & Services
Employment Type
Full-time
Job Functions
Human Resources
17APR 2021
Synapse-Design :
22 Jan 2021
Dear All,#Mirafra is looking to #hire M.Tech VLSI engineers from Tier 1 Colleges with 1year #internship experience on Design Verification, SV, UVM with any of #semiconductor product companies.
---------
We are hiring #Embedded Interns - 10 Nos
Location - Chennai
Education: B.E/B.Tech/M.Tech/MCA in ECE/EEE/CSE/IT
Interested members please send you resume at rsekar@hubbell.com
----------
On Semiconductor Internship program
https://g.co/kgs/Dmo1VD
----------
Do you have an aptitude for Digital Design, Verilog/VHDL FPGA's, Firmware, Device Drivers? Then Dyumnin Semiconductors can give you an opportunity to explore the domain. What we expect: • An aptitude for core Digital electronics domain. • Motivated towards engineering/electronics/coding Have you worked on a hobby project outside the requirements of your curriculum? Tell us about it. Show us your github page... • Self learner: Given a short requirement specification, can you come up with a plan of action and implement/verify the design? Tell us an example of where you applied this skill... What we work on: Our projects vary from turnkey products to IP and subsystems, This means, our engineers should be capable on working on every part of the design from application S/W, device drivers, firmware, RTL Coding, Verification, Validation, Synthesis to PCB Design. The next steps. Once we recieve your application, we will • Schedule a short zoom call to discuss your application. • Qualifying candidates would be asked to complete a small multi-step take home RTL design + verification activity. • Candidates who successfully complete the design activity would then be matched to an ongoing project with an intern requirement. Outcome A Candidate who successfully completes the internship will have learned all or part of: • Proper use of Version control system (we use git) • How to analyze Protocol document/standards, Architecture Specification, Design Document. • Testplan and Test Architecture creation. • Design of Digital IP • Creating Test Environment and Testcases. • Design Verification. • Synthesis, Timing Closure, Floor planning. Dyumnin Semiconductors focuses on Semiconductors and Embedded Hardware and Software. Their company has offices in Bengaluru. They have a small team that's between 1-10 employees. You can view their website at https://dyumnin.com or find them on Twitter
-------------------
IoT Embedded Software Internship
Tessolve Semiconductor Private Limited
GlobalFoundries, Bengaluru, Karnataka
Link to see List of Semiconductor Companies ->
Hi All,
We are hiring Design Verification Engineers!!!
Experience: Minimum 1yrs of Industrial Experience(System Verilog,UVM)
Looking for Immediate joiners for Bangalore Location.
Interested Candidates kindly share profile to chandrika@sisocsemi.com
#asicverification #semiconductor #systemverilog #uvm
------------------
Incture Technologies hiring QA Automation in #Bangalore
Skills: #Protractor along with #Selenium and #Java.
Experience - 3-5 years
Send your resume to Prafull.awasthi@incture.com
NP - Immediate to 2 weeks
Key Skills : Selenium and Protractor
------------------
We are hiring...! Its Great opportunity to Join Eximius Design TA-Team.
Looking for Recruiters/Senior Recruiters with experience 1 to 4 years in Semiconductor hiring for product engineering organizations.
Job Location: Bangalore/Hyderabad/Pune/Ahmedabad/Noida
Job Type: Permanent
Joining Time: Immediate to 15 days
If you are passionate and keen to further sharpen your recruiting skills, please share your profile to pavankumarveera@eximiusdesign.com.
------------------
We are hiring #Embedded Interns - 10 Nos
Location - Chennai
Education: B.E/B.Tech/M.Tech/MCA in ECE/EEE/CSE/IT
Interested members please send you resume at rsekar@hubbell.com
------------------
Location: Pune/ Bangalore
Profile: Software Developer
Year of Pass out- 2020 & 2021
Last date to Apply: 22-01-2021
Link: https://lnkd.in/eVVBfqR
Job for Freshers for VLSI semiconductor Industries , Skill Set - Asic Design, Verification, Place and Route , Design for Test (DFT).
You can add VLSI Job opening in comments section , It will be visible to all people visiting the blog.
9 May 2018
Hi,
Greetings from
Esilicon Technodesign Private Limited.
We are hiring ASIC Verification Engineers.
1.MTech freshers trained for 6 months with good knowledge in SV &UVM
2.ASIC Verification Engineers with 1-3 year experience.
3.Physical Design Engineers with 1-3 year of experience ,for Bangalore location .
Interested candidates can mail their CV to
hr@estdblr.com
Hi all
We do have active requirements for product companies at Banglore
Physical Design : 4 + years
Dft : 3+ years
STA Engineers : 3 years
For chennai location
Physical design
Verification
Dft
Rtl design
Fpga emulation
STA Engineers
Please share your updated CV to ashwini@cambio.co.in
PVIPs Ahmedabad/Bangalore is hiring B.Tech/M.Tech freshers for functional verification position. Kindly forward CVs to sanketrgajjar@gmail.com
Currently Openings
Physical Design - 2.5+ years -Bangalore/Hyderabad
Verification - 2.5+ years - Bangalore/Hyderabad
Analog Layout - 2+ years - Bangalore/Hyderabad
Notice Period - max 60 days
Interested, drop your resume to anita@leadsoc.com .
Eximius Design is calling out for M.Tech Graduates in Design Verification. Please follow the below link to apply: https://lnkd.in/fkHnHkK
Cypress is hiring RTL design engineers with 3 to 8 years experience. ARM SOC DESIGN. ARM CPU DESIGN. NO FPGA EXPERIENCE.
email to Jayant.joshi@Cypress.com
Immediate opening for Mask Designers Location: Bangalore Experience: 2+ yrs Working knowledge of Linux/Unix operating systems Familiarity with Cadence tools (Virtuoso, Layout XL, Assura) Layout experience with bipolar, CMOS, or BiCMOS technologies Interested candidates share resumes to kavyad@eximiusdesign.com
10 May 2018
Greetings from DC Semiconductor Pvt. Ltd. We have openings for Physical Design Engineer. Exp Level: 2 years Location:- Pune/Noida Interested candidate can share updated cv at supriya@digicomm.org
14 May 2018
This is Contract Position.
Cypress has planned a weekend drive in June 1st week at CY Office to hire Contractor Engineers for the role of software validation.
This position is for freshers ( 0-2 Yrs. ) or experience candidates (2-5 yrs.)
Job Description
Test plan, development and execution of WLAN/BT/Coex/IoT protocols testing
Test Automation
Defect validation and support to development team
Education
Bachelor or Master Degree in Computer Science or Electrical/Electronics/Telecommunication Engineering
Skills
Programming Knowledge of either Python, Perl or C
Knowledge of Linux environment
Ability to read & understand electrical schematics
Should have developed test plan and test cases
Selection process
Written test followed by 2-3 rounds of interview
Forward your CV ASAP before 18th May with below format @ rahul.achates@gmail.com
Resume -> <Candidate_name>_<EXP/orFRESHERS>.<doc/pdf>
Name -
Experiance -
Qualification -
Branch -
college Name -
Year
Percentage
Email ID
Locaiton
--------------
Opportunities for M.tech Fresher's. Skill Requirements: Physical Design, Design Verification, RTL Design and DFT Qualifications: M.Tech with minimum 70% aggregate
Send your profile to: goutam.padhy@blackpeppertech.com with your updated resume
---------------
Looking for M.Tech Freshers/ Trained Engineers in DFT for Bangalore location. Candidates must have minimum of 70% aggregate. Applications with 2016/207/2018 will be considered.
please share your resumes at lavanyaks@skandysys.com. Candidates who have appeared for in the recent past need not apply.
---------------
Walk-in Drive for Recruiters on 15th and 16th May Aricent Technologies (H) Limited 1 - 5 yrs Bengaluru Aricent Technologies (H) Limited Careers Time and Venue 15th May - 16th May , 9 AM onwards Aricent Technology, Vector Block, Prestige Tech Park III, Kadubesanahalli, Outer Ring Road, Bellandur Post, Bangalore 560103, Karnataka (view on Map)
--------------------
25June 2018
Hiring VLSI Fresher at Tessolve
Greetings from Tessolve Semiconductor!!! We are hiring fresher’s passed out in 2017 who are trained in VLSI for the below domains. Candidates interested can drop their resumes to kavitha.mallikarjunaiah@tessolve.com • Analog Circuit Design • Analog/Custom Layout • AMS Verificatio
Company : TessolveLocation : Bangalore Share Your Resume : kavitha.mallikarjunaiah@tessolve.com
Intern opening available in physical design in ARM Bangalore, please send resume to
nikhil.dachawar@gmail.com
if anyone is interested
Hiring VLSI Freshers at pathpartnertech
Hiring B.Tech/M.Tech Freshers(Electronics background) Passed out in the year 2018 for Bangalore Location. We have multiple openings here. Interested folks can share their resume at nagma.sultana@pathpartnertech.com
Company : pathpartnertechLocation : chennai Share Your Resume : nagma.sultana@pathpartnertech.com
Hello all, we have openings for 0 to 10+ years candidates in all streams. If anyone looking for opportunity or change please forward ur profiles to
rajasekharj@mirafra.com
VLSI freshers at open silicon
Hiring VLSI freshers at open silicon Hiring VLSI freshers at open silicon 2018 batch pass outs of MTech specialized in ECE/EEE/VLSI/Electronics Company : open siliconLocation :BangaloreShare Your Resume : careers.india@open-silicon.com
Company : open siliconLocation : Bangalore Share Your Resume : careers.india@open-silicon.com
--------------------
4 Sep 2018
this is for Cypress Semiconductor , please send your resume to rahul.achates@gmail.com to refer you.
8 May 2018
ASIC SOC Verification : #2 to #15+Years Locations : Bangalore Hyderabad Pune Noida Kochi. Start sending the resume jagadeeswari.payyavula@wipro.com
Eximius Design hiring for Emulation Experts with Zebu or Palladium experience!! Interested Candidates, please send across your profiles to shruthibn@eximiusdesign.com. Location : BLR & Hyd Emulation#Zebu#Palladium
Immediate Opening for ASIC Verification with Good Knowledge in SV, UVM Location: Bangalore Exp: 2.8 - 6 yrs Exp CTC: Not a constraint Kindly revert for more details / queries. Kindly share the updated resume to veena.patil@si2chip.com systemverilog UVM ASICVerification DDR PCIE USB Verilog vlsi semiconductors asic verification
Dear Engineers, We are hiring for LTE Development Engineers ( RLC, MAC, PHY) Experience :- 4 to 8 years Work location :- Bangalore Interested can share their profile or kindly refer your contacts :- r.nivetha@mobiveil.co.in About Mobiveil Technologies India Pvt. Ltd. Mobiveil, Inc. specializes in development of Silicon Intellectual Properties (SIP), platforms and solutions for the Storage, Networking and IoT markets. Mobiveil team leverages decades of experience delivering high‐quality, production‐proven high speed serial interconnect Silicon IP cores and custom semiconductor and System level solutions to leading customers worldwide.
Disclaimer : The information provided here would not be verified, please use the information accordingly.
Thank you for sharing this informational blog with us. It is very helpful and creative, Keep sharing. Digital Design
ReplyDeleteGreat Post!!!!!
ReplyDeleteThank you so much for sharing such an wonderful content with us. It is very helpful and informational. Keep sharing. Packaging Design
Great Post !!!
ReplyDeleteThanks
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum
BrandSpectum