Digital Design - Expert Advise

Enhance knowledge in Digital VLSI domain - By Rahul Jain

Jan 1, 2026

class 8 CBSE science revision test paper free download A4 SET C

Set C :

Class 8 CBSE Science Revision test paper Set C

Previous Sets :

Sciencs Class 8 Set B

Science Class 8 Set A

Posted by VLSI Expert - Rahul J

Email This BlogThis!Share to X Share to Facebook Share to Pinterest

No comments:

Post a Comment

Newer Post Older Post Home

Subscribe to: Post Comments (Atom)

Featured Post

Are you working in Toxic environment , How to find and resolve Toxic Culture in Corporate ?

What Is a Toxic Work Culture? A toxic work culture is a company environment dominated by practices, policies and management styles that per...

sidebar

Follow me on Insta

Follow Me

About Me

VLSI Expert - Rahul J

View my complete profile

Digital Design Blog

This blog is on Digital design , includes other related topics.

Blog_Insider

Home
Career Growth In Vlsi Industry
Semiconductor Job portal - Internship
VLSI world for Freshers
Future of Semiconductor
VLSI Projects
PLL or DLL
Complex Number
Serial Perepheral Interface
UART Design
I2C Design
How to make Digital PLL
Reset - Async or Sync ?
How to convert .db to .lib
How to verify Mixed signal design
Know about unateness
RTL technique for Low Power Design
Unified Power Format - UPF for Low Power
UPF Example
Refreshing Verilog for Interview
Low Power Design and Verification
Blocking and Non Blocking in Verilog
Gate Level Simulation
Code Coverage Analysis
BIST
Static Timing Analysis
SDC - Timing Constraint
Debugging Guideline for Functional Simulation
Clock Dividers and Multipliers
Correct way of Digital design RTL Coding
Digital Design for Beginner and Prof
Clock Gating Circuits
Handling multiclock domain in design ( RTL + SDC )
Implementation of Logical Questions
Step by Step approach to make XOR using NAND
APTITUDE QUESTIONS
Interview Questions on AXI
Edge detection logic with Verilog code
Gvim Help
Error Detection and Correction
Running Disparity
Verilog Code for the counting number of 1's and 0's
Verilog code for binary to gray code
Verilog Code for FIR Filter
Types of Adders with Verilog Code
VHDL Operator
Parameter in Verilog
SpyGlass Custom Goal
Dump Synchronizer using SpyGlass
Generic Interview Questions
Resume Guidelines - A must visit page
Analog IC Design
Left -Edge Algorithm
Max Transition Violation in Design
OCV, AOCV and POCV -Static Timing Analysis
you-need-to-remove-these-6-items
FREE CAD Tools
List of Semiconductor Comanies
The best top 20 universities for MS in Digital VLSI in USA

RTL Code

RTL for Asynchronous FIFO
RTL for cnt 0's n 1's
RTL for FIR Filter
RTL for Bin2Gray
RTL for 8-bit ALU
SPI Controller RTL code in Verilog
RTL for Pos/Neg Detector
RTL for Parity Checker
RTL Design for Gray to Binary
RTL for calculate square root
RTL for Round Robin Algo

Top Visited Posts

VLSI Projects
100+ VLSI Digital interview questions
Roadmap For Educational Projects in VLSI

Blog Posts

1. Pattern Detection 2. Gray to Binary code 3. FIR Filter 4. Round Robin Algorithm 5. LED converter 6. Binary to Gray 7. Synchronous FIFO

Search This Blog

Contact Form

Name

Email *

Message *

Followers

Search This Blog

Popular Posts

Gate Level Simulation

Below are the basic question which should come in your mind if you are new to gate level simulation. What is gate level simulation and ...
SPI controller verilog code

Creating an SPI (Serial Peripheral Interface) controller in Verilog requires the design of a master or slave SPI interface that allows com...
SpyGlass Custom Goal setup

This page will give you info to set the custom goal for the spyglass. In the PRJ file, you can set the goal. <Test.prj> defi...
Convergence , divergence and re-convergence

To support, Click on any advertisement multile times, (each click on ads will convert into $$) OR go to "Donate us " to su...
Interview question on AXI protocol

Difference between AHB and AXI? Difference between AXI3 and AXI4? What is AXI Lite? Name five special features of AXI? Why streamin...
What is the difference between clock skew and clock jitter?

Clock Skew From the same clock source, say the clock goes to 2 different nodes/points (or say 2 different flip flops). Clock skew is the d...
File Handling in Verilog

The Verilog language has a rich set of system functions to write files ($fdisplay, $fwrite, etc.) but only reads files with a single, fixe...
QUIZ - On UPF - 5 (level Shifter)

Previous : Quiz on UPF - 4 Next : coming up Table of Contents Level Shifter Quiz Level Shifter Quiz Time Left: 300 se...
Low Power Design : Level Shifter

Level Shifter for Low Power Design. : Low Power Design Level Shifter : Low-Power Design: Level Shifters A level shifter is a circuit use...
Timing Constraint

Below are the basic commands in constraint file. 1. current_instance -- Sets the current instance of design. Example - /design/in...

Search This Blog

Disable

All rights reserved, copyright to Rahul Jain. Simple theme. Theme images by TommyIX. Powered by Blogger.