Digital Design - Expert Advise

Enhance knowledge in Digital VLSI domain - By Rahul Jain

Jul 10, 2016

Engineering Basics



Mathematics 

 Two's Complement
One's Complement
Complex Number
Type of Adders 

Digital Design

 MTBF
How to make XOR gate using NAND
NAND using Mux
Gates using Mux
Reset in Design
LockUP Latches
Parity Checker
Edge Detector
Clock Dividers
Clock Gating Circuit
CDC Basic -Part 1
Reset Recovery and Removal Time

Digital Signal Processing (DSP)
Protocol and Others

 SPI
UART
I2C
DLL and PLL

 SDC SampleFile
UPF Flow

Table of Contents
Posted by VLSI Expert - Rahul J
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest
Labels: digital design

No comments:

Post a Comment

Newer Post Older Post Home
View mobile version
Subscribe to: Post Comments (Atom)

Featured Post

Are you working in Toxic environment , How to find and resolve Toxic Culture in Corporate ?

What Is a Toxic Work Culture?  A toxic work culture is a company environment dominated by practices, policies and management styles that per...

sidebar

Follow me on Insta

Follow me on Insta
Follow Me

About Me

VLSI Expert - Rahul J
View my complete profile

Digital Design Blog

Digital Design Blog
This blog is on Digital design , includes other related topics.

Blog_Insider

  • Home
  • Career Growth In Vlsi Industry
  • Semiconductor Job portal - Internship
  • VLSI world for Freshers
  • Future of Semiconductor
  • VLSI Projects
  • PLL or DLL
  • Complex Number
  • Serial Perepheral Interface
  • UART Design
  • I2C Design
  • How to make Digital PLL
  • Reset - Async or Sync ?
  • How to convert .db to .lib
  • How to verify Mixed signal design
  • Know about unateness
  • RTL technique for Low Power Design
  • Unified Power Format - UPF for Low Power
  • UPF Example
  • Refreshing Verilog for Interview
  • Low Power Design and Verification
  • Blocking and Non Blocking in Verilog
  • Gate Level Simulation
  • Code Coverage Analysis
  • BIST
  • Static Timing Analysis
  • SDC - Timing Constraint
  • Debugging Guideline for Functional Simulation
  • Clock Dividers and Multipliers
  • Correct way of Digital design RTL Coding
  • Digital Design for Beginner and Prof
  • Clock Gating Circuits
  • Handling multiclock domain in design ( RTL + SDC )
  • Implementation of Logical Questions
  • Step by Step approach to make XOR using NAND
  • APTITUDE QUESTIONS
  • Interview Questions on AXI
  • Edge detection logic with Verilog code
  • Gvim Help
  • Error Detection and Correction
  • Running Disparity
  • Verilog Code for the counting number of 1's and 0's
  • Verilog code for binary to gray code
  • Verilog Code for FIR Filter
  • Types of Adders with Verilog Code
  • VHDL Operator
  • Parameter in Verilog
  • SpyGlass Custom Goal
  • Dump Synchronizer using SpyGlass
  • Generic Interview Questions
  • Resume Guidelines - A must visit page
  • Analog IC Design
  • Left -Edge Algorithm
  • Max Transition Violation in Design
  • OCV, AOCV and POCV -Static Timing Analysis
  • you-need-to-remove-these-6-items
  • FREE CAD Tools
  • List of Semiconductor Comanies
  • The best top 20 universities for MS in Digital VLSI in USA

RTL Code

  • RTL for Asynchronous FIFO
  • RTL for cnt 0's n 1's
  • RTL for FIR Filter
  • RTL for Bin2Gray
  • RTL for 8-bit ALU
  • SPI Controller RTL code in Verilog
  • RTL for Pos/Neg Detector
  • RTL for Parity Checker
  • RTL Design for Gray to Binary
  • RTL for calculate square root
  • RTL for Round Robin Algo

Top Visited Posts

  • VLSI Projects
  • 100+ VLSI Digital interview questions
  • Roadmap For Educational Projects in VLSI

Blog Posts

1. Pattern Detection 2. Gray to Binary code 3. FIR Filter 4. Round Robin Algorithm 5. LED converter 6. Binary to Gray 7. Synchronous FIFO

Search This Blog

Contact Form

Name

Email *

Message *

Followers

Search This Blog

Popular Posts

  • Gate Level Simulation
    Below are the basic question which should come in your mind if you are new to gate level simulation. What is gate level simulation and ...
  • Synchronizers list dump using SpyGlass Tool
    This section will tell you how to dump the list of sync cell using spyglass tool. There are complexities and different settings which d...
  • Timing Constraint
    Below are the basic commands in constraint file. 1. current_instance  -- Sets the current instance of design. Example  -   /design/in...
  • Convergence , divergence and re-convergence
    To support, Click on any advertisement multile times, (each click on ads will convert into $$) OR go to "Donate us " to su...
  • What is the difference between clock skew and clock jitter?
      Clock Skew From the same clock source, say the clock goes to 2 different nodes/points (or say 2 different flip flops). Clock skew is the d...
  • Why Boundary cells are needed between memory in physical design
    Here is the info about the boundary cells.   In physical design, boundary cells are placed between memory cells or regions of memory to add...
  • Difference between target & link library ?
    The target_library specifies the name of the technology library that corresponds to the library whose cells the designers want DC to infer ...
  • (UPF) Unified Power Format
    VLSI Digital Design Interview Questions   Unified Power Format (UPF) is the popular name of the Institute of Electrical and Electronics ...
  • VLSI Interview Questions
    To support, Click on any advertisement or go to "Donate us " to support , Thanks for Visiting the blog. Hi All, Thi...
  • Verilog Design Style
    Verilog HDL allow users to go for design either bottom up or top down. Bottom up -  The traditional method of electronic design is bott...

Search This Blog

Disable

All rights reserved, copyright to Rahul Jain. Simple theme. Theme images by TommyIX. Powered by Blogger.