Digital Design - Expert Advise
Enhance knowledge in Digital VLSI domain - By Rahul Jain
Blog_Insider
(Move to ...)
Home
Career Growth In Vlsi Industry
Semiconductor Job portal - Internship
VLSI world for Freshers
Future of Semiconductor
VLSI Projects
PLL or DLL
Complex Number
Serial Perepheral Interface
UART Design
I2C Design
How to make Digital PLL
Reset - Async or Sync ?
How to convert .db to .lib
How to verify Mixed signal design
Know about unateness
RTL technique for Low Power Design
Unified Power Format - UPF for Low Power
UPF Example
Refreshing Verilog for Interview
Low Power Design and Verification
Blocking and Non Blocking in Verilog
Gate Level Simulation
Code Coverage Analysis
BIST
Static Timing Analysis
SDC - Timing Constraint
Debugging Guideline for Functional Simulation
Clock Dividers and Multipliers
Correct way of Digital design RTL Coding
Digital Design for Beginner and Prof
Clock Gating Circuits
Handling multiclock domain in design ( RTL + SDC )
Implementation of Logical Questions
Step by Step approach to make XOR using NAND
APTITUDE QUESTIONS
Interview Questions on AXI
Edge detection logic with Verilog code
Gvim Help
Error Detection and Correction
Running Disparity
Verilog Code for the counting number of 1's and 0's
Verilog code for binary to gray code
Verilog Code for FIR Filter
Types of Adders with Verilog Code
VHDL Operator
Parameter in Verilog
SpyGlass Custom Goal
Dump Synchronizer using SpyGlass
Generic Interview Questions
Resume Guidelines - A must visit page
Analog IC Design
Left -Edge Algorithm
Max Transition Violation in Design
OCV, AOCV and POCV -Static Timing Analysis
you-need-to-remove-these-6-items
FREE CAD Tools
List of Semiconductor Comanies
The best top 20 universities for MS in Digital VLSI in USA
▼
RTL Code
(Move to ...)
RTL for Asynchronous FIFO
RTL for cnt 0's n 1's
RTL for FIR Filter
RTL for Bin2Gray
RTL for 8-bit ALU
SPI Controller RTL code in Verilog
RTL for Pos/Neg Detector
RTL for Parity Checker
RTL Design for Gray to Binary
RTL for calculate square root
RTL for Round Robin Algo
▼
Top Visited Posts
(Move to ...)
VLSI Projects
100+ VLSI Digital interview questions
Roadmap For Educational Projects in VLSI
▼
Showing posts with label
digital design
.
Show all posts
Showing posts with label
digital design
.
Show all posts
Feb 23, 2025
Cyclic Redundancy Check (CRC) Generator - RTL Code
›
A Cyclic Redundancy Check (CRC) is a popular error-detection technique used in communication protocols and file storage systems to check fo...
Sep 29, 2017
Synchronizers list dump using SpyGlass Tool
›
This section will tell you how to dump the list of sync cell using spyglass tool. There are complexities and different settings which d...
155 comments:
Dec 28, 2016
Verilog Code for Round Robin Algorithm
›
Round Robin algorithm details : Round Robin algorithm Verilog code : What is Round Robin algorithm ? Round-robin (RR) is one of the a...
5 comments:
Dec 7, 2016
Asynchronous FIFO with Programmable Depth
›
Asynchronous FIFO Design Asynchronous FIFO Verilog Code Asynchronous FIFO with block diagram and verilog Code. This code is written in...
3 comments:
Nov 17, 2016
Verilog Code for FIR Filter
›
FIR filters are is widely used in different applications such as biomedical, communication and control due to its easily implementation, st...
7 comments:
Sep 9, 2016
Error Correction and Detection - SECDEC
›
Interview Questions on Error Correction and Detection -> 1. What is the difference between ECC and CRC ? 2. What are the differen...
Jul 10, 2016
Engineering Basics
›
Mathematics Two's Complement One's Complement Complex Number Type of Adders Digital Design MTBF How to make XOR gate ...
Jun 24, 2016
Digital Design for Beginners and Professionals
›
VLSI Interview Questions ->>> First Question before starting anything on VLSI or Digital design .... Are you new ...
4 comments:
Jan 30, 2014
Digital Design Interview Question
›
General Questions on Digital Design Bcd to binary conversation Input is 2 and 8 in binary form , change it to binary 28. Q. Desig...
›
Home
View web version
