Digital Design - Expert Advise
Enhance knowledge in Digital VLSI domain - By Rahul Jain
Blog_Insider
(Move to ...)
Home
Career Growth In Vlsi Industry
Semiconductor Job portal - Internship
VLSI world for Freshers
Future of Semiconductor
VLSI Projects
PLL or DLL
Complex Number
Serial Perepheral Interface
UART Design
I2C Design
How to make Digital PLL
Reset - Async or Sync ?
How to convert .db to .lib
How to verify Mixed signal design
Know about unateness
RTL technique for Low Power Design
Unified Power Format - UPF for Low Power
UPF Example
Refreshing Verilog for Interview
Low Power Design and Verification
Blocking and Non Blocking in Verilog
Gate Level Simulation
Code Coverage Analysis
BIST
Static Timing Analysis
SDC - Timing Constraint
Debugging Guideline for Functional Simulation
Clock Dividers and Multipliers
Correct way of Digital design RTL Coding
Digital Design for Beginner and Prof
Clock Gating Circuits
Handling multiclock domain in design ( RTL + SDC )
Implementation of Logical Questions
Step by Step approach to make XOR using NAND
APTITUDE QUESTIONS
Interview Questions on AXI
Edge detection logic with Verilog code
Gvim Help
Error Detection and Correction
Running Disparity
Verilog Code for the counting number of 1's and 0's
Verilog code for binary to gray code
Verilog Code for FIR Filter
Types of Adders with Verilog Code
VHDL Operator
Parameter in Verilog
SpyGlass Custom Goal
Dump Synchronizer using SpyGlass
Generic Interview Questions
Resume Guidelines - A must visit page
Analog IC Design
Left -Edge Algorithm
Max Transition Violation in Design
OCV, AOCV and POCV -Static Timing Analysis
you-need-to-remove-these-6-items
FREE CAD Tools
List of Semiconductor Comanies
The best top 20 universities for MS in Digital VLSI in USA
▼
RTL Code
(Move to ...)
RTL for Asynchronous FIFO
RTL for cnt 0's n 1's
RTL for FIR Filter
RTL for Bin2Gray
RTL for 8-bit ALU
SPI Controller RTL code in Verilog
RTL for Pos/Neg Detector
RTL for Parity Checker
RTL Design for Gray to Binary
RTL for calculate square root
RTL for Round Robin Algo
▼
Top Visited Posts
(Move to ...)
VLSI Projects
100+ VLSI Digital interview questions
Roadmap For Educational Projects in VLSI
▼
Showing posts with label
Asic design
.
Show all posts
Showing posts with label
Asic design
.
Show all posts
May 6, 2025
Table of Contents
›
Here is the blog site map. Feel free to post your feedback to improve it further. CONTENTS 1.Introduction : 1.1 Career Growth in VLSI I...
8 comments:
Feb 23, 2025
Cyclic Redundancy Check (CRC) Generator - RTL Code
›
A Cyclic Redundancy Check (CRC) is a popular error-detection technique used in communication protocols and file storage systems to check fo...
Feb 19, 2025
I2C Timing Constraint Examples
›
Timing Constraint for I2C interface : The I2C protocol is explained well @ I2C_Protocol page ,with the protocol knowledge , one should...
Nov 30, 2021
Solution: Verilog HDL A guide to Digital Design and Synthesis - Samir Palnitkar
›
Solution : Chapter 7 : Behavioral Modeling
Aug 23, 2021
Verilog code for 8b/10b encoder and decoder
›
8b/10b is used mainly for clock recovery in serial communication. With this coding, the serial line will always get a balanced stream of ...
Aug 2, 2021
IC Fabrication : Interview Questions / Answers
›
1.Define an Integrated circuit. An integrated circuit(IC) is a miniature ,low cost electronic circuit consisting of active and passive comp...
May 3, 2021
Tips to start a Academic project from scratch to completion
›
Many students ask , what are the steps to start a academic project , I understand , many people like to learn many things , for example , bu...
Apr 19, 2021
VLSI_EXPERT: Transition Violation in Semiconductor
›
Max transition (clock or data) is the maximum slew that is allowed at the cell input pin. This comes either from the library, or it can come...
Jan 18, 2021
List of Semiconductor Companies
›
To support, Click on any advertisement or go to "Donate us " to support , Thanks for Visiting the blog. ...
9 comments:
›
Home
View web version
